|
|
08-13-2009, 04:23 AM
|
|||
|
|||
Why 27 MHz clock is used in Video Decoder
Synchronization may be achieved by locking the video decoder’s 27-MHz display clock to the PCR using a PLL.
My question is why it's 27 MHz, why not 26 or others SAI     
|
 |
| Thread Tools | |
| Display Modes | |
|
|
Linear Mode
